

©1995 National Semiconductor Corporation TL/H/9155

RRD-B30M115/Printed in U. S. A.

## **Absolute Maximum Ratings** If Military/Aerospace specified devices are required, H Package N Package please contact the National Semiconductor Sales T<sub>i</sub> max 150°C 115°C Office/Distributors for availability and specifications. $\theta_{JA}$ (Typical) (Note 9) 65°C/W 114°C/W (Note 3) (Note 4) 165°C/W LF442A LF442 152°C/W Supply Voltage $\pm 22V$ ±18V 21°C/W $\theta_{\rm JC}$ (Typical) $\pm 38V$ $\pm 30V$ Differential Input Voltage **Operating Temperature** (Note 4) (Note 4) Input Voltage Range $\pm 19V$ ±15V Range (Note 1) $-65^{\circ}C \le T_{A} \le 150^{\circ}C - 65^{\circ}C \le T_{A} \le 150^{\circ}C$ Storage **Output Short Circuit** Temperature Range Continuous Continuous Duration (Note 2) Lead Temperature 260°C 260°C (Soldering, 10 sec.) ESD Tolerance Rating to be determined DC Electrical Characteristics (Note 6) LF442 LF442A Symbol Conditions Units Parameter Min Тур Max Min Тур Мах 0.5 1.0 5.0 Vos Input Offset Voltage $R_S = 10 \text{ k}\Omega, T_A = 25^{\circ}C$ 1.0 m٧ Over Temperature 7.5 mV $\Delta V_{OS} / \Delta T$ Average TC of Input $R_S=10\,k\Omega$ 7 7 μV/°C 10 Offset Voltage los Input Offset Current $V_{S} = \pm 15V$ $T_i = 25^{\circ}C$ 5 25 5 50 pА (Notes 6 and 7) $T_i = 70^{\circ}C$ 1.5 1.5 nA $T_i = 125^{\circ}C$ 10 nA T<sub>j</sub> = 25℃ Input Bias Current $V_{S} = \pm 15V$ 10 50 10 100 pА $I_{\mathsf{B}}$ (Notes 6 and 7) $T_i = 70^{\circ}C$ 3 3 nA $T_i = 125^{\circ}C$ 20 nA $T_j = 25^{\circ}C$ 1012 1012 $\mathsf{R}_{\mathsf{IN}}$ Input Resistance Ω $\mathsf{A}_{\mathsf{VOL}}$ Large Signal Voltage $V_{S}=~\pm15V, V_{O}=~\pm10V,$ 200 200 V/mV 50 25 Gain $\mathsf{R}_{\mathsf{L}}=\,10\;\mathsf{k}\Omega,\,\mathsf{T}_{\mathsf{A}}=\,25^\circ\mathsf{C}$ Over Temperature 25 200 15 200 V/mV Output Voltage Swing $V_{S}=~\pm\,15V,\,R_{L}=~10~k\Omega$ ±12 ±13 ±12 $\pm 13$ ۷ Vo ٧ $V_{\text{CM}}$ Input Common-Mode ±16 +18±11 +14Voltage Range -17 -12 V CMRR Common-Mode $R_S \leq 10 \: k\Omega$ 80 100 70 95 dB **Rejection Ratio** PSRR Supply Voltage (Note 8) 80 100 70 90 dB **Rejection Ratio** Supply Current 300 400 400 500 μA $I_{S}$

AC Electrical Characteristics (Note 6)									
Symbol	Parameter	Conditions	LF442A			LF442			Units
			Min	Тур	Max	Min	Тур	Max	
	Amplifier to Amplifier Coupling	$T_A = 25^{\circ}C$ , f = 1 Hz-20 kHz (Input Referred)		-120			-120		dB
SR	Slew Rate	$V_{S} = \pm 15V, T_{A} = 25^{\circ}C$	0.8	1		0.6	1		V/µs
GBW	Gain-Bandwidth Product	$V_{S} = \pm 15V, T_{A} = 25^{\circ}C$	0.8	1		0.6	1		MHz
e <sub>n</sub>	Equivalent Input Noise Voltage	$T_{A} = 25^{\circ}C, R_{S} = 100\Omega,$ f = 1 kHz		35			35		nV/√Hz
i <sub>n</sub>	Equivalent Input Noise Current	$T_A = 25^{\circ}C$ , f = 1 kHz		0.01			0.01		pA/√Hz

Note 1: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Note 2: Any of the amplifier outputs can be shorted to ground indefinitely, however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

Note 3: The value given is in 400 linear feet/min air flow.

Note 4: The value given is in static air.

Note 5: These devices are available in both the commercial temperature range  $0^{\circ}C \le T_A \le 70^{\circ}C$  and the military temperature range  $-55^{\circ}C \le T_A \le 125^{\circ}C$ . The temperature range is designated by the position just before the package type in the device number. A "C" indicates the commercial temperature range and an "M" indicates the military temperature range. The military temperature range is available in "H" package only.

Note 6: Unless otherwise specified, the specifications apply over the full temperature range and for  $V_S = \pm 20V$  for the LF442A and for  $V_S = \pm 15V$  for the LF442.  $V_{OS}$ ,  $I_B$ , and  $I_{OS}$  are measured at  $V_{CM} = 0$ .

Note 7: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature,  $T_j$ . Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation,  $P_D$ .  $T_j = T_A + \theta_{jA}P_D$  where  $\theta_{jA}$  is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

Note 8: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice from  $\pm$  15V to  $\pm$ 5V for the LF442 and  $\pm$ 20V to  $\pm$ 5V for the LF442A.

Note 9: Refer to RETS442X for LF442MH military specifications.







## **Application Hints**

This device is a dual low power op amp with internally trimmed input offset voltages and JFET input devices (BI-FET II). These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

The amplifiers will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

Each amplifier is individually biased to allow normal circuit operation with power supplies of  $\pm 3.0$ V. Supply voltages less than these may degrade the common-mode rejection and restrict the output voltage swing.

The amplifiers will drive a 10 k $\Omega$  load resistance to  $\pm\,$  10V over the full temperature range.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequenty there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.



7









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications