

Digital Echo/Surround Processor IC

PT2396

DESCRIPTION

PT2396 is a digital echo/surround processor IC utilizing CMOS Technology. Analog Signal inputted to PT2396 is converted to digital signal by A-D converter and then stored into the internal memory. After a certain delay time, this memory-stored digital signal is converted back into analog signal via the D-A converter.

A low cost echo system may be achieved with the PT2396's A-D converter, D-A converter, incorporating ADM (Adaptive Delta Modulation) Algorithm while maintaining lower noise, lower distortion, and higher S/N ratio.

PT2396 is functionally compatible with M65831P. If you are replacing M65831P with our PT2396, you must take note that PT2396 does not need to connect an external resistor (30 Ohms) to Pin 15 and Pin 21.

FEATURES

- CMOS Technology
- Low Power Consumption
- Low Noise (-92 dBV typical)
- Low Distortion (0.5% typical)
- Built-in 48 K Memory
- Automatic Reset Circuit Included
- A-D, D-A Converters (Adaptive Delta Modulation), 2 LPFs and 48 K-bit Memory
- Sleep Mode Function
- Parallel or Serial Data controlled from Micro Controller


APPLICATIONS

- KARAOKE
- Electronic Musical Instruments
- VCD, DVD
- Radio Set


Digital Echo/Surround Processor IC

PT2396

BLOCK DIAGRAM



PIN CONFIGURATION



Digital Echo/Surround Processor IC
PT2396
PIN DESCRIPTION

Pin Name	I/O	Description	Pin No.
VDD	-	Digital Supply Voltage.	1
OSCI	I	Oscillator Input Pin. This pin connects to 2MHz ceramic resonator or inputs an external clock.	2
OSCO	O	Oscillator Output Pin. This pin connects to 2MHz ceramic resonator.	3
DL1/REQ	I	Delay1/Request Pin. Easy Mode: This pin inputs DL1 data. MCU Mode: This pin inputs request data.	4
DL2/CLK	I	Delay2/Shift Clock Pin. Easy Mode: This pin inputs DL2 data. MCU Mode: This pin inputs shift clock.	5
DL3/DIN	I	Delay 3/Serial Data Pin. Easy Mode: This pin inputs DL3 data. MCU Mode: This pin inputs serial data.	6
DL4/IDS	I	Delay 4/ID Switch Pin. Easy Mode: This pin inputs DL4 data. MCU Mode: This pin controls ID Code.	7
TEST	I	Test Pin. Normal Mode = Low	8
EASY/(MCU)	I	EASY/(MCU) Pin. EASY Mode = High MCU Mode = Low	9
SLEEP	I	Sleep Pin. Sleep Mode = High Normal Mode = Low	10
DGND	-	Digital GND Pin. This pin connects to the Analog GND at one external point.	11
AGND	-	Analog GND Pin. This pin connected to the Analog GND.	12
LPF2OUT	O	Low Pass Filter 2 Output Pin.	These pins form the low pass filter with external C, R.
LPF2IN	I	Low Pass Filter 2 Input Pin.	
OP2OUT	O	OP-AMP2 Output Pin	These pins form the integrator with external C, R.
OP2IN	I	OP-AMP2 Input Pin	
CC2	-	Current Control 2 Pin	17

Digital Echo/Surround Processor IC
PT2396

Pin Name	I/O	Description		Pin No.
CC1	-	Current Control 1 Pin.		18
REF	-	Reference Pin. Reference Voltage = 1/2 VCC		19
OP1IN	-	OP-AMP 1 Input Pin.	These pins form the integrator with external C, R.	20
OP1OUT	I	OP-AMP 1 Output Pin.		21
LPF1OUT	O	Low Pass Filter 1 Output Pin	These pins form the low pass filter with external C, R.	22
LPF1IN	O	Low Pass Filter 1 Input Pin		23
VCC	I	Analog Supply Voltage Pin.		24

Digital Echo/Surround Processor IC

PT2396

FUNCTIONAL DESCRIPTION

DELAY TIME

EASY MODE

The Easy Mode is activated when the EASY/(MCU) Pin is in HIGH State. Under the Easy Mode; namely – DL1/REQ, DL2/CLK, DL3/DIN, and DL4/IDS are all used as inputs for Delay Time Data (DL1 ~ DL4).

The Delay Pins: namely -- DL1~DL4 determine the amount of time the memory-stored signal would be stored in the 48 K-bit memory (delay time). The following table gives the various Delay Time with reference to the Pins DL1 ~ DL4.


fs	DL4	DL3	DL2	DL1	Td (ms)
500	L	L	L	L	12.3
				H	24.6
			H	L	36.9
				H	49.2
		H	L	L	61.4
				H	73.7
			H	L	86.0
				H	98.3
250	H	L	L	L	110.6
				H	122.9
			H	L	135.2
				H	147.5
		H	L	L	159.7
				H	172.0
			H	L	184.3
				H	196.6

Note: fs - sampling frequency (KHz)
 Td = Delay Time (msec)

Digital Echo/Surround Processor IC **PT2396**

MCU MODE

The MCU Mode is activated when the EASY/(MCU) Pin is in Low State. The delay time is set by the serial data from the MCU. Please refer to the timing diagram below:



where: Delay Time = DL1 ~ DL4
 ID Codes = ID1 ~ ID4

The DIN Signal is shifted in the falling edge of the CLK Signal when the ID Code Bits values are verified as follows:

- ID1 and ID3 = Low
- ID2 = High
- ID4 = IDS Pin

then, the last ten data bits are latched at the rising edge of the REQ Signal.

When 2 pieces of PT2396 are used, Pin 7 determines which PT2396 is in control. Pin 7 may be pulled High or Low. Please refer to below:

IDS Pin	ID1	ID2	ID3	ID4
0	0	1	0	0
1	0	1	0	1

SLEEP MODE FUNCTION

EASY MODE

Also under this mode, the SLEEP Mode may be activated when the SLEEP Pin is in High State; otherwise, the Normal Mode applies.

MCU MODE

The Sleep Mode is activated when the SLEEP Pin is set to HIGH. At this point, the clock and the RAM stops in order to reduce the circuit current. When the SLEEP Pin is set to LOW, there is normal operation.

SYSTEM RESET

PT2396 features an auto-rest function. The reset time is approximately 120 msec and the delay time is set at 147.5 msec if MCU Mode is enabled.

Digital Echo/Surround Processor IC **PT2396**


MUTE FUNCTION

EASY MODE


Under the EASY Mode, the mute function is automatically activated under the following conditions:

1. Delay Time is changed.
2. SLEEP Mode is canceled.
3. Power is turned ON.


Condition 1: Automatic Mute Function Diagram 1 -- Delay Time Change



Condition 2: Automatic Mute Function Diagram 2 -- SLEEP Mode is canceled.



Condition 3: Automatic Mute Function Diagram 3 -- During Power ON




Digital Echo/Surround Processor IC

PT2396

MCU MODE

From the DIN signal (DL3 Pin), if the Mute bit is read as Low, then an automatic muting function can be used (also see EASY Mode Section). Please refer to the diagrams below. However, if this Mute bit (from the DIN Pin) is read High, then normal muting function can be performed (see figure below).



Digital Echo/Surround Processor IC
PT2396

ABSOLUTE MAXIMUM RATING

(Unless otherwise specified, Ta=25°C)

Parameter	Symbol	Ratings	Unit
Supply Voltage	Vcc	5.5	V
Operating Current	Icc	100	mA
Power Dissipation	Pd	1	W
Operating Temperature	Topr	-40 ~ +85	°C
Storage Temperature	Tstg	-65 ~ +150	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	Vcc	4.5	5	5.2	V
Clock Frequency	Fck	-	2	-	MHz
High Input Voltage	VIH	0.7VDD	-	VDD	V
Low Input Voltage	VIL	0	-	0.3VDD	V

ELECTRICAL CHARACTERISTICS

(Unless otherwise specified, Vcc=5V, f=1KHz, Vi=100mVrms, Ta=25°C)


Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Operating Current	Icc	RL=47KΩ		16.0	40.0	mA
Voltage Gain	Gv	THD=10%	-	-0.5	-	dB
Output Distortion	THD	30KHz LPF		0.3	1.2	%
		fs=500 KHz		0.5	1.5	
Output Noise Voltage	VNo	DIN=0V	-	-92	-75	dBV
Supply Voltage Rejection Ratio	SVRR	Vcc=5V, Vp-p=100mV, f=100Hz	-	-40	-25	dB
Mute Time	TMUTE	Upon Changing Delay Time	-	525	-	ms
		Upon canceling Sleep Mode	-	525	-	
Operating Current (Sleep Mode)	Iccs	Sleep Mode	-	12.0	30.0	mA

Digital Echo/Surround Processor IC

PT2396

APPLICATION CIRCUITS

EASY MODE




Note:

1. Every Digital GND must be connected to the Analog GND at one Point
2. When replacing M65831 with PT2396, please take note that PT2396 does not need to connect an external resistor (30 Ohms) to Pin 15 and Pin 21.

Digital Echo/Surround Processor IC

PT2396

MCU MODE



Note:


1. Every Digital GND must be connected to the Analog GND at one Point
2. For the DL4/IDs Pin (Pin No. 7), please refer below:

IDS Pin	ID1	ID2	ID3	ID4
0	0	1	0	0
1	0	1	0	1

Digital Echo/Surround Processor IC

PT2396

SURROUND APPLICATION CIRCUIT



Note:

1. Every Digital GND must be connected to the Analog GND at one Point
 For the DL4/IDs Pin (Pin No. 7), please refer below:

IDS Pin	ID1	ID2	ID3	ID4
0	0	1	0	0
1	0	1	0	1

ORDER INFORMATION

Valid Part Number	Package Type	Top Code
PT2396	24 pins, DIP, 600mil	PT2396
PT2396-S	24 pins, SOP, 300mil	PT2396-S
PT2396 (L)	24 pins, DIP, 600mil	PT2396
PT2396-S (L)	24 pins, SOP, 300mil	PT2396-S

Notes:


1. (L) = Lead Free
2. The Lead Free mark is put in front of the date code.

Digital Echo/Surround Processor IC

PT2396

PACKAGE INFORMATION

24 PINS, DIP, 600 MIL



Digital Echo/Surround Processor IC

PT2396

Symbol	Min.	Nom.	Max.
A	-	-	6.35
A1	0.39	-	-
A2	3.18	-	4.95
B	0.356	-	0.558
B1	0.77	-	1.77
C	0.204	-	0.381
D	29.3	-	32.7
D1	0.13	-	-
E	15.24	-	15.87
E1	12.32	-	14.73
e	2.54 BASIC		
eA	15.24 BASIC		
eB	-	-	17.78
L	2.93	-	5.08


Notes :

- Controlling dimension: MILLIMETER
- Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimensions A, A1 and L are measured with the package seated in JEDEC Seating Plane Gauge GS-3.
- “D” & “E1” dimensions, for ceramic packages, include allowance for glass overrun and meniscus and lid to base mismatch.
- “D” & “E1” dimensions for plastic package, do not includes mold flash or protrusion. Mold flash or protrusions shall not exceed 0.01 inch. (0.25mm).
- “E” and “eA” measured with the leads constrained to be perpendicular to plane T.
- “eB” and “eC” are measured at the lead tips with the loads un-constrained. “eC” must be zero or greater.
- “N” is the maximum quantity of lead positions. (N=24)
- Corner leads (1, N, N/2, and N/2+1) may be configured as shown in Figure 2.
- Pointed our rounded leads tips are preferred to ease insertion.
- For automatic insertion, any rained irregularity on the top surface (step, mess, etc.) shall b symmetrical about the lateral and longitudinal package centerlines.
- Refer JEDEC MS-011 Variation AA.

JEDEC is the trademark of JEDEC SOLID STATE TECHNOLOGY ASSOCIATION.

Digital Echo/Surround Processor IC **PT2396**

24 PINS, SOP, 300 MIL



Symbols	Min.	Nom.	Max.
A	2.35		2.65
A1	0.10		0.30
B	0.33		0.51
C	0.23		0.32
D	15.20		15.60
E	7.40		7.60
e	1.27 bsc.		
H	10.00		10.65
h	0.25		0.75
L	0.40		1.27
α	0°		8°

Digital Echo/Surround Processor IC

PT2396

Notes:

1. Dimensioning and tolerancing per ANSI Y 14.5-1982.
2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold Flash, protrusion or gate burrs shall not exceed 0.15mm (0.006 in) per side.
3. Dimension "E" does not include interlead flash protrusions. Interlead flash or protrusions shall not exceed 0.25 mm (0.010 in) per side.
4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
5. "L" is the length of the terminal for soldering to a substrate.
6. "N" is the number of terminal position. (N=24)
7. The lead width "B" as measured 0.36 mm (0.014 in) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.24 in).
8. Controlling dimension: MILLIMETER.
9. Refer to JEDEC MS-013, Variation AD.

JEDEC is the trademark of JEDEC SOLID STATE TECHNOLOGY ASSOCIATION.